1.
With DRAM, the 7 address bits for the row and column come on one multiplexed address bus.
2.
Still only 1 data out bit.